


elektronik-  
mekanikerbranchen

kredsløbsopgaver

			
			Maj 1984

Metalindustriens Svendeprovekommissioner

## KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN

- A 1. Diff.-forstærker
- A 2. Diff.-forstærker med strømgen.
- A 3. Emitterfølger og jordet emitter.
- A 4. Swich mode powersupply.
- A 5. Operationsforstærker.
- A 6. RC-faseskift osc.
- A 7. Transformatorløs udgangstrin.
- A 8. Wien-bro osc.
- A 9. Effekt forstærker.
- A 10. Transformator koblet LF-forstærker.
- A 11. SCR-regulering.
- A 12. Stabiliseret spændingsforsyning.
- A 13. Inverterende forstærker.
- A 14. Ikke inverterende forstærker.
- B 15. Komperator med hysteres.
- B 16. Multivibrator med IC.
- B 17. D/A-converter.
- B 18. Monostabil MV.
- B 19. 4 bits skifteregister.
- B 20. Miller integrator.
- B 21. Differentiering/delay.
- B 22. Schmitt-trigger.
- B 23. R-S flip flop.
- B 24. Bistabil MV.
- B 25. Intergreret tæller.
- B 26. DC/AC/DC-converter.
- B 27. Intergration.
- B 28. Astabil MV.
- B 29. Multiplexet display.
- B 30. Acyncron decadetæller.
- B 31. Synchron decadetæller.
- B 32. Koblingsmåder for NE 555.
- C 33. Blandertrin.
- C 34. Krystalstyret osc. med ALC-regulering.
- C 35. MF-forstærker.
- C 36. HF-forstærker og blander.
- C 37. Jordet basis + additiv blandertrin.
- C 38. HF-forstærker og blander.
- C 39. PA-trin.
- C 40. Usymmetrisk foster seeley detektor.
- C 41. Bredbåndsblander.
- C 42. AGC-reguleret forstærker.
- C 43. VCO-osc.
- C 44. MF-forstærker.
- C 45. Bottler osc.
- C 46. Fasemodulator.
- C 47. Diode begrænser.
- C 48. HF-forstærker.
- C 49. X-tal osc.
- C 50. Bal. blander.
- C 51. Forholdsdetektor.
- C 52. AGC-forstærker.


Virkemåder af ovennævnte kredsløb skal forklares af eksaminanden.

Det skal bemærkes, at på de diagramudsnit hvor der er fortaget "indstipling", skal hovedvægten af overhøringen lægges på den del af diagramudsnittet der er indstiplet.

KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN

Antag de overlygende blok funktioner.

Q 104 3C



IC101: T03472AP  
 IC102: T03403AP  
 IC103: RC733T


D101-108, 111-115: 1S1555  
 D109, 110 : 1S1587

Q101-103, 110-112: 2SK30A(O)  
 Q104-109, 113-124: 2SC535B

VERTICAL AMP. (X73-1170-01)


TR10 CS 1465 CS 1560 A.

KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN






KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN



Kannor generator.  
Rødløsermiddel 16-ieller

RC faser 1/10



### '93A, 'L93, 'LS93 ... 4-BIT BINARY COUNTERS

TYPES	TYPICAL POWER DISSIPATION
'90A	148 mW
'L90	20 mW
'LS90	48 mW
'92A, '93A	130 mW
'LS92, 'LS93	48 mW
'L93	16 mW

#### description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A, 'L90, and 'LS90, divide-by-six for the '92A and 'LS92, and divide-by-eight for the '93A, 'L93, and 'LS93.

All of these counters have a gated zero reset and the '90A, 'L90, and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the B input is connected to the Q<sub>A</sub> output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A, 'L90, or 'LS90 counters by connecting the Q<sub>B</sub> output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q<sub>A</sub>.


### '93A, 'L93, 'LS93 COUNT SEQUENCE (See Note C)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H


### '92A, 'LS92, '93A, 'L93, 'LS93 RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUT			
R <sub>011</sub>	R <sub>012</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			

### '93A, 'L93, 'LS93



## KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN



### '93A, 'L93, 'LS93 ... 4-BIT BINARY COUNTERS

TYPES	TYPICAL POWER DISSIPATION
'90A	148 mW
'L90	20 mW
'LS90	48 mW
'92A, '93A	130 mW
'LS92, 'LS93	48 mW
'L93	18 mW

#### description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A, 'L90, and 'LS90, divide-by-six for the '92A and 'LS92, and divide-by-eight for the '93A, 'L93, and 'LS93.

All of these counters have a gated zero reset and the '90A, 'L90, and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the B input is connected to the Q<sub>A</sub> output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A, 'L90, or 'LS90 counters by connecting the Q<sub>D</sub> output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q<sub>A</sub>.


### '93A, 'L93, 'LS93 COUNT SEQUENCE (See Note C)

COUNT	OUTPUT			
	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H


### '92A, 'LS92, '93A, 'L93, 'LS93 RESET/COUNT FUNCTION TABLE


RESET INPUTS		OUTPUT			
R <sub>0(1)</sub>	R <sub>0(2)</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
H	H	L	L	L	L
L	X	COUNT			
X	L	COUNT			


### '93A, 'L93, 'LS93















AUDIO AMP.


modkøbling.  
SP - serie.

SP sailor.


LF ødg.




KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN




Telego.  
D 75









Comperator



kan anvendes til quelse i A-trin





side 1 af sider  
udgave år  
sign. dato




Fig. II-3. Working principle line information generator




Fig. II-4. Working principle line blanking generator




Fig. II-5. Working principle line sync. generator

### Line blanking generator - Unit 2a (see Fig. II-2)

The generator for line blanking pulses is a 5 : 1 divider consisting of TS208 and TS209.

The drive pulses for the generator are differentiated by C217/R227 and C218/R232 successively.

Diodes GR206 and GR207 only pass on the negative part of the differentiated pulse to the base of TS208 and TS209.

The working principle of the generator is shown in Fig. II-4.

At moment  $t_1$  e.g. TS208 is cut off and consequently TS209 is saturated.

At moment  $t_2$  a negative-going drive pulse drives TS209 into cut-off via GR207.

The positive-going pulse on the collector of TS209 will drive TS208 into saturation via R230/C216.

The negative step on the collector of TS208 will charge C215 via GR205 so that a high negative voltage appears on the base of TS209.

TS209 is cut off until C215 is so far discharged via R229 that the positive pulses applied via GR206, TS208 and GR205 can drive TS209 into saturation again (moment  $t_3$ ).

GR205 and C216 ensure that the line blanking pulses have the correct rise time.

### Line sync. generator - Unit 2a (see Fig. II-2)

This generator consists of the two pulse delay circuits C219, R234, TS210 and C220, R236, TS211.

RC circuit C219, R234 provides a delay time "a" ( $1.9 \mu\text{s}$ ) (see Fig. II-5) which corresponds to the front porch.

C220, R236 determines the width of the line sync. pulse ("b" =  $4.7 \mu\text{s}$ ).

The working principle is shown in Fig. II-5.

With no signal on their bases TS210 and TS211 are in saturation (moment  $t_1$ ). This is due to the + 6 V via R234 and R236.

At moment  $t_2$  the (negative-going) leading edge of the "~ lb" pulse will cut off TS210 and charge C219 to a negative value (current towards the base).

The positive-going pulse in the collector of TS210 will have a width determined by the discharge time of C219 via R234 (internal  $t_2 \dots t_3$ ).

At moment  $t_3$  the negative-going trailing edge of the

pulse from the collector of TS210 will cut off TS211. The cut-off time and thus the width of the line sync. pulse ("ls") at the collector of TS211 depends on the discharge of C220 via R236 (time  $t_4$ ).

### Colour bar generator - Unit 2b (see Fig. II-6)

The colour bar generator consists of a divider formed by three identical series-coupled flip-flops (TS212... TS217).

Each of these circuits divides the applied "~a" signal by two.

Diodes GR222, GR223 and GR224 form an AND gate which, via TS219, will short circuit the applied "~a" signal when the output voltages of the three flip-flops to the diodes all are + 6 V.

The working principle of the colour bar generator is shown in Fig. II-7.

At moment  $t_1$  the three flip-flops are set by means of differentiated line blanking pulses (applied via GR216).

As a result the voltages to the three diodes of the AND gate will become 0 V, and TS219 is driven into cut-off.

The "~a" pulses can affect circuit TS212-TS213 during interval  $t_1-t_3$ . The dividing process starts at moment  $t_2$  and goes on, as indicated, till moment  $t_3$  when all diode voltages are + 6 V.

The "~a" signal is short circuited via TS 219, and counting stops.

At the trailing edge of the next line blanking pulse, time  $t_1$  is reached again, and the process is repeated.

During the frame blanking period the generator is stopped. This is achieved by means of the "fb" pulses which, via GR 217 and GR220, will drive TS218 into saturation during the blanking period. The setting pulses ("lb") are consequently short circuited, and the generator is stopped.

In test pattern "PHASE" the signals from the colour bar generator are only used every second line in the lower part of the pattern (from line 169 to line 288).

The drive signal to the generator is in this test pattern obtained by means of signals "312 I" and "2 I" which are applied to AND gate GR218/GR219.

The signal from the gate drives TS218 into saturation every second line in the lower part of the test pattern. As a result the setting pulses ("lb") are short circuited, and the generator is stopped for these periods.

## II. CIRCUIT DESCRIPTION

### A. POWER SUPPLY - UNIT 1 (see Fig. II-1)

The power supply delivers stabilized voltages of + 6 V and - 6 V.

The stabilizing circuit for + 6 V consists of transistors TS101 and TS1, and Zener diode GR102.

The circuit for - 6 V is similar to that for + 6 V. It consists of TS102, TS2, and Zener diode GR103.

Stabilization is obtained as follows:

The emitter voltages of TS101 and TS102 are kept constant with respect to + 6 V and - 6 V. This is effected by means of Zener diodes GR 102 and GR103. The base voltages of TS101 and TS102 are kept at 0 V. If, for example, + 6V increases, the voltage on the base of TS101 will decrease with respect to the emitter voltage. Then the current in TS101 decreases. The base voltage, and the current in TS1 depend on the voltage division effected by R102 and TS101.

In this case the current in TS101 is reduced, and thus the base voltage of TS1 will become more positive (via R102) with respect to the emitter voltage.

The current in TS1 decreases, and the + 6 V voltage is restored to its nominal value.

The working of the - 6 V stabilization is similar to that of the + 6 V stabilization.

The power supply is also protected against short circuit. For instance, a short circuit between terminals 1 and 2 would cause the voltage on emitter TS102 to become 0 V. TS102, and consequently TS2 will be cut off, and the voltage at terminal 3 will be 0.

0 V at terminal 3 would, via R104, likewise drive TS101, and consequently TS1, into cut-off.

Both TS1 and TS2 are driven into cut-off, and the power supply is disconnected. The short circuit protection applies in the same way to short circuit between terminals 2 and 3.

An overload of one voltage will cause interruption of both voltages.

### B. LINE INFORMATION - UNIT 2

#### Master oscillator - Unit 2a (see Fig. II-2)

TS201 and TS202 form an emitter-coupled LC oscillator. This oscillator operates as a master oscillator controlling the generators for sync. signals, line information, picture information, and the PAL switching pulses. The oscillator frequency is 312.5 kHz.

The frequency is determined by L201, C203.

#### Pulse shaper - Unit 2a (see Fig. II-2)

The signal from the master oscillator is a sinewave. The following divider should be controlled by a square-

wave signal to obtain stable triggering. Therefore it is necessary to convert the sinewave into a squarewave signal. This is effected in shaper TS203.

This transistor is cut off when no signal is applied to the base.

The applied signal has such a high amplitude that the positive half period will drive TS203 into saturation very fast.

The pulse obtained on the collector of TS203 is practically a squarewave.

#### Line information generator - Unit 2a (see Fig. II-2)

This generator supplies pulses "a", "~a" and "~a" giving the horizontal picture information ("a" and "~a") for the crosshatch and dot patterns, while pulse "~a" is used for controlling the colour bar generator. The circuit, consisting of transistors TS204 and TS205, is a bistable multivibrator which divides the applied squarewave by two.

The control pulses from pulse shaper TS203 applied to the divider are differentiated in C207/R212 and C208/216 successively.

Diodes GR201 and GR202 ensure that only the negative part of the pulse can reach the base of TS204 and TS205.

The working principle of the generator is shown in Fig. II-3.

At moment  $t_1$ , before the first negative-going drive pulse arrives, e.g. TS204 is saturated so that its collector voltage will be low.

At the same time TS205 will be cut off, and its collector voltage will be high.

At moment  $t_2$  a negative-going drive pulse is applied to the base of TS204 (GR202 not conducting) so that this transistor is cut off.

The positive pulse at the collector of TS204 drives TS205 into saturation.

At moment  $t_3$  the process is repeated, only this time TS205 is driven into cut-off and, consequently, TS204 into saturation.

Capacitors C205 and C206 ensure that the generated pulses have the proper rise time.

#### 2 : 1 Divider - Unit 2a (see Fig. II-2)

This generator consists of TS206 and TS207 which produces drive pulses for the "Line blanking generator". The divider is an astable multivibrator, and its working principle is the same as that of the "Line information generator".


The generated pulses have a frequency of:

$$\frac{156.25}{2} \text{ kHz} = 78.125 \text{ kHz.}$$

KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN

212, 5klk.  
C45

B 24



UNIT 2a - LINE INFORMATION

Rev. i del nr. 1, 7. 6. 5.


Erratum: R223 39-56 Ω 5% (from version 03)

PM 5508

### 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

BULLETIN NO. DL-S 7611866, MARCH 1974—REVISED OCTOBER 1976

SN54194, SN54LS194A, SN54S194 ... J OR W PACKAGE  
 SN74194, SN74LS194A, SN74S194 ... J OR N PACKAGE  
 (TOP VIEW)




positive logic: see function table

FUNCTION TABLE

CLEAR	MODE		CLOCK	INPUTS				OUTPUTS					
	S1	S0		SERIAL		PARALLEL		QA	QB	QC	QD		
				LEFT	RIGHT	A	B					C	D
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	QAn	QBn	QCn
H	L	H	↑	X	L	X	X	X	X	L	QAn	QBn	QCn
H	H	L	↑	H	X	X	X	X	X	QBn	QCn	QDn	H
H	H	L	↑	L	X	X	X	X	X	QBn	QCn	QDn	L
H	L	L	X	X	X	X	X	X	X	QA0	QB0	QC0	QD0







TIMEBASE X-AMP


D65


KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN






(Kan ikke lide at få reset hvis clock er lav.)





## KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN



### '90A, 'L90, 'LS90 ... 4-BIT BINARY COUNTERS

TYPES	TYPICAL POWER DISSIPATION
'90A	145 mW
'L90	30 mW
'LS90	45 mW
'92A, '93A	130 mW
'LS92, 'LS93	48 mW
'L93	16 mW

#### description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A, 'L90, and 'LS90, divide-by-six for the '92A and 'LS92, and divide-by-eight for the '93A, 'L93, and 'LS93.

All of these counters have a gated zero reset and the '90A, 'L90, and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the B input is connected to the Q<sub>A</sub> output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A, 'L90, or 'LS90 counters by connecting the Q<sub>B</sub> output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q<sub>A</sub>.


### '92A, 'L92, 'LS92 COUNT SEQUENCES (See Note C)


COUNT	OUTPUT			
	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

### '92A, 'L92, '92A, 'L92, 'LS92 RESET/COUNT FUNCTION TABLE

RESET/INPUTS		OUTPUT			
R <sub>0</sub>	R <sub>1</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	0	L	L	L	L
1	0	L	L	L	H
0	1	L	L	H	L
0	1	L	L	H	H

### '93A, 'L93, 'LS93






NOTE  
 IC1 IS 555  
 Q1,2 ARE TIP 31C  
 Q3 IS BC107  
 D1,5 ARE 1N4001  
 D2-7 ARE 1N4007


Fig. 1 Circuit diagram for all three sections of the negative ion generator. Current consumption of the unit is a little too high for use with ordinary batteries; we recommend you run it from a battery eliminator pack or a 12 V car battery.

*Sankarasingh*






KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN



328



FRAME INFORMATION GENERATOR

UNIT 3 FRAME INFORMATION

um: BC 107 → BC 207 B (from version /05)  
R 330 → 10K5 1% (from version /03)

#### 4 : 1 Divider

This generator supplies the gate circuit in unit 2c with the frame information pulses " $\sim 96 I$ " and " $96 I$ " used in pattern SK3/1 - "BL/WH". The generator is an astable multivibrator consisting of TS315 and TS316.

Synchronization is effected by means of the positive-going " $24 I$ " transients via GR318 and GR320.

Via GR319 a negative-going frame blanking pulse ensures that the divider is stopped during this period, and consequently started in the same phase after each frame blanking pulse. The working principle is shown in Fig. II-24.


At moment  $t_1$  the oscillator is stopped by means of " $\sim fb$ " pulses which keep TS315 cut off.


At moment  $t_2$  the positive-going transient of the " $24 I$ " pulse via GR318 will drive TS315 into saturation. The voltage drop at the collector will charge C323 via GR315 to a negative value. This voltage keeps TS316 cut off for a period depending on the discharge time of C323 via R343.


At moment  $t_3$  the generator is synchronized by means of the " $24 I$ " pulses via GR320.


TS316 is now conducting, and the process is repeated, only this time TS315 is cut off.

## KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN











1. GND.
2. Trigger.
3. Output.
4. Reset.
5. Control voltage.
6. Thres hold.
7. Discharge.
8. VCC.













## KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN





2. Mixer


















TR10 modtager.





Sailor.


KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN




KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN









RF AMPLIFIER

1st. MIXER

VCO DRIVER

Sailor.

KREDSLØBSOPGAVER FOR ELEKTRONIKMEKANIKERBRANCHEN

